6.2.7. Cacheability checks

Table 6.9 lists the cacheability checks performed by the protocol checker:

Table 6.9. Cacheability checks

Bus type(s)Description of checkAMBA3 APB Protocol SpecificationAMBA3 AHB-Lite Protocol SpecificationAMBA4 AXI and ACE Protocol Specification
APB, AXI4-LiteAll transactions are non-cacheable, non-bufferable.Section 4.1 “AMBA 3 APB signals” list no signals.-Section B1.1.1 “AXI4 signals not supported in AXI4-Lite”.
AHBAllocate attributes are not supported.-Section 2.2 “Master signals” lists no signals.-
AXI3, AXI4, ACE-LiteWhen a transaction is not modifiable then allocate attributes are not set.--Section A4.4 “Memory types”.
APB, AHB, AXI3, AXI4, AXI4-LiteCache coherent transactions are not supported.--Section C1.3.2 “Changes to existing AXI channels”.
ACE-Lite, ACEA barrier transaction must have a barrier transaction type.--Table C3-7 “Permitted read address control signal combinations”.
ACEA coherent transaction must be inner or outer shareable.--Table C3-7 “Permitted read address control signal combinations” and Table C3-8 “Permitted write address control signal combinations”.
ACE-LiteThe only permitted coherent transaction type is ReadOnce.--Table C3-11 “ACE-Lite permitted read address control signal combinations”.
ACE, ACE-LiteA cache maintenance transaction cannot target the system domain.--Table C3-7 “Permitted read address control signal combinations”.
ACE, ACE-LiteA DVM transaction must be inner or outer shareable.--Table C3-7 “Permitted read address control signal combinations”.
ACE, ACE-LiteThe permitted read transaction groups are Non-snooping, Coherent, Cache maintenance, Barrier and DVM.--Table C3-7 “Permitted read address control signal combinations” and Table C3-11 “ACE-Lite permitted read address control signal combinations”.
ACE-LiteMemory update transactions are not permitted.--Table C3-12 “ACE-Lite permitted write address control signal combinations”.
ACEA WriteClean or WriteBack transaction cannot target the system domain.--Table C3-8 “Permitted write address control signal combinations”.
ACEAn Evict transaction must be inner or outer shareable.--Table C3-8 “Permitted write address control signal combinations”.
ACE, ACE-LiteThe permitted write transaction groups are Non-snooping, Coherent, Memory update (ACE) and Barrier.--Table C3-8 “Permitted write address control signal combinations” and Table C3-12 “ACE-Lite permitted write address control signal combinations”.
ACESnoop transaction type must be ReadOnce, ReadShared, ReadClean, ReadNotSharedDirty, ReadUnique, CleanShared, CleanInvalid, MakeInvalid, DVMComplete or DVMMessage.--Table C3-19 “ACSNOOP encodings”.

Copyright © 2009-2013 ARM. All rights reserved.ARM DUI 0455H
Non-ConfidentialID112213