11.24 BXJ

Branch and change to Jazelle state.

Syntax

BXJ{cond} Rm

where:

cond

is an optional condition code. cond is not available on all forms of this instruction.

Rm

is a register containing an address to branch to.

Operation

The BXJ instruction causes a branch to the address contained in Rm and changes the instruction set state to Jazelle.

Instruction availability and branch ranges

The following table shows the BXJ instructions that are available in ARM and Thumb state. Instructions that are not shown in this table are not available. Notes in brackets show the first architecture version where the instruction is available.

Table 11-9 BXJ instruction availability and range

Instruction ARM   Thumb, 16-bit encoding Thumb, 32-bit encoding
BXJ Rm Available (5J, 6) -   Available (All T2 except ARMv7-M)
BXJ{cond} Rm Available (5J, 6) -   - -

Register restrictions

You can use SP for Rm in the BXJ ARM instruction but this is deprecated in ARMv6T2 and above.

You cannot use SP in the BXJ Thumb instruction.

Condition flags

The BXJ instruction does not change the flags.

Architectures

See the preceding table for details of availability of the BXJ instruction in each architecture.

Non-ConfidentialPDF file icon PDF versionARM DUI0473M
Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved.