11.138 STR, unprivileged

Unprivileged Store, byte, halfword, or word.

Syntax

STR{type}T{cond} Rt, [Rn {, #offset}] ; immediate offset (Thumb, 32-bit encoding only)

STR{type}T{cond} Rt, [Rn] {, #offset} ; post-indexed (ARM only)

STR{type}T{cond} Rt, [Rn], ±Rm {, shift} ; post-indexed (register) (ARM only)

where:

type

can be any one of:

B

Byte.

H

Halfword.

-

omitted, for Word.

cond

is an optional condition code.

Rt

is the register to load or store.

Rn

is the register on which the memory address is based.

offset

is an offset. If offset is omitted, the address is the value in Rn.

Rm

is a register containing a value to be used as the offset. Rm must not be PC.

shift

is an optional shift.

Operation

When these instructions are executed by privileged software, they access memory with the same restrictions as they would have if they were executed by unprivileged software.

When executed by unprivileged software, these instructions behave in exactly the same way as the corresponding store instruction, for example STRBT behaves in the same way as STRB.

Offset ranges and architectures

The following table shows the ranges of offsets and availability of this instruction:

Table 11-17 Offsets and architectures, STR (User mode)

Instruction Immediate offset Post-indexed +/–Rm a shift Arch.
ARM, word or byte Not available –4095 to 4095 +/–Rm LSL #0-31 All
        LSR #1-32  
        ASR #1-32  
        ROR #1-31  
        RRX  
ARM, halfword Not available –255 to 255 +/–Rm Not available T2
Thumb 32-bit encoding, word, halfword, or byte 0 to 255 Not available Not available T2

Notes about the Architecture column

Entries in the Architecture column indicate that the instructions are available as follows:

All

All versions of the ARM architecture.

T2

The ARMv6T2 and above architectures.

a 

You can use –Rm, +Rm, or Rm.

Non-ConfidentialPDF file icon PDF versionARM DUI0473M
Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved.