13.30 VSQRT

Floating-point square root.


VSQRT{cond}.F32 Sd, Sm

VSQRT{cond}.F64 Dd, Dm



is an optional condition code.

Sd, Sm

are the single-precision registers for the result and operand.

Dd, Dm

are the double-precision registers for the result and operand.


The VSQRT instruction takes the square root of the contents of Sm or Dm, and places the result in Sd or Dd.

Floating-point exceptions

VSQRT instructions can produce Invalid Operation or Inexact exceptions.

Non-ConfidentialPDF file icon PDF versionARM DUI0473M
Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved.