13.12 VLDR (floating-point)

Extension register load.

Syntax

VLDR{cond}{.size} Fd, [Rn{, #offset}]

VLDR{cond}{.size} Fd, label

where:

cond

is an optional condition code.

size

is an optional data size specifier. Must be 32 if Fd is an S register, or 64 otherwise.

Fd

is the extension register to be loaded, and can be either a D or S register.

Rn

is the ARM register holding the base address for the transfer.

offset

is an optional numeric expression. It must evaluate to a numeric value at assembly time. The value must be a multiple of 4, and lie in the range –1020 to +1020. The value is added to the base address to form the address used for the transfer.

label

is a PC-relative expression.

label must be aligned on a word boundary within ±1KB of the current instruction.

Operation

The VLDR instruction loads an extension register from memory.

One word is transferred if Fd is an S register. Two words are transferred otherwise.

There is also a VLDR pseudo-instruction.

Non-ConfidentialPDF file icon PDF versionARM DUI0473M
Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved.