This option produces Byte oriented (Verilog Memory Model) hexadecimal format output. This format is suitable for loading into the memory models of Hardware Description Language (HDL) simulators. You can split output from this option into multiple files with the --widthxbanks option.


You cannot use this option with object files.

You must use --output with this option.

Show/hideSee also

Copyright © 2010-2011 ARM. All rights reserved.ARM DUI 0477E