VMOV2

The VMOV2 pseudo-instruction generates an immediate value and places it in every element of a NEON vector, without loading a value from a literal pool. It always assembles to exactly two instructions.

VMOV2 can generate any 16-bit immediate value, and a restricted range of 32-bit and 64-bit immediate values.

Show/hideSyntax

VMOV2{cond}.datatype Qd, #constant
VMOV2{cond}.datatype Dd, #constant

where:

datatype

must be one of:

  • I8, I16, I32, or I64

  • S8, S16, S32, or S64

  • U8, U16, U32, or U64

  • F32.

cond

is an optional condition code.

Qd or Dd

is the extension register to be loaded.

constant

is an immediate value of the appropriate type for datatype.

Show/hideUsage

VMOV2 typically assembles to a VMOV or VMVN instruction, followed by a VBIC or VORR instruction.

Show/hideSee also

Copyright © 2010-2011 ARM. All rights reserved.ARM DUI 0489C
Non-ConfidentialID080411