| |||
| Home > ARM and Thumb Instructions > Memory access instructions | |||
This section contains the following subsections:
LDR and STR (immediate offset)
Load and Store with immediate offset, pre-indexed immediate offset, or post-indexed immediate offset.
Load and Store with register offset, pre-indexed register offset, or post-indexed register offset.
Load and Store, with User mode privilege.
Load register. The address is an offset from the PC.
Load register. The address is an offset from a base register.
Load a PC-relative address.
Load a register-relative address.
Preload an address for the future.
Load and Store Multiple Registers.
Push low registers, and optionally the LR, onto the stack.
Pop low registers, and optionally the PC, off the stack.
Return From Exception.
Exception Return.
Store Return State.
Load and Store Register Exclusive.
Clear Exclusive.
Swap data between registers and memory.
There is also an LDR pseudo-instruction. This
pseudo-instruction either assembles to an LDR instruction,
or to a MOV or MVN instruction.
See also
Using the Assembler: