3.7. Miscellaneous instructions

Table 3.10 shows the remaining Cortex-M0 instructions:

Table 3.10. Miscellaneous instructions

MnemonicBrief descriptionSee
CPSIDChange Processor State, Disable InterruptsCPS
CPSIEChange Processor State, Enable InterruptsCPS
DMBData Memory BarrierDMB
DSBData Synchronization BarrierDSB
ISBInstruction Synchronization BarrierISB
MRSMove from special register to registerMRS
MSRMove from register to special registerMSR
NOPNo OperationNOP
SEVSend EventSEV
SVCSupervisor CallSVC
WFEWait For EventWFE
WFIWait For InterruptWFI

Copyright © 2009 ARM Limited. All rights reserved.ARM DUI 0497A