3.7.5. ISB

Instruction Synchronization Barrier.

Syntax

ISB

Operation

ISB acts as an instruction synchronization barrier. It flushes the pipeline of the processor, so that all instructions following the ISB are fetched from cache or memory again, after the ISB instruction has been completed.

Restrictions

There are no restrictions.

Condition flags

This instruction does not change the flags.

Examples

    ISB  ; Instruction Synchronisation Barrier 

Copyright © 2009 ARM Limited. All rights reserved.ARM DUI 0497A
Non-Confidential