CoreSight topology and associations for the Cortex-M3 FPGA

The following figure shows the CoreSight topology diagram for Cortex-M3 FPGA:

Figure 48. CoreSight system topology diagram - Cortex-M3 FPGA

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The Association file for this is:


In this Association file:


This line specifies the first device in our list is the ARM CoreSight Debug port. Any CoreSight components that are connected using the Debug Port associated with this template must follow this device.


This line specifies that a Cortex-M3 processor is accessible using the preceding ARMCS-DP. The ETM=ETMM3 section states that the processor has an associated ETM called ETMM3.


This line specifies that an ETM is accessible using the preceding ARMCS-DP.

TraceOutput=TPIU signifies that this ETM can output into the component named Trace Port Interface Unit (TPIU).

Core=Cortex-M3 signifies that the source for trace captured by this ETM is the Cortex-M3 device.


This line specifies that a CoreSight Trace Funnel is accessible using the preceding ARMCS-DP.


This line specifies that a CoreSight TPIU is accessible using the preceding ARMCS_DP.

Port0=ETMM3 indicates that the source of trace that is stored in this ETB is the component named ETMM3.

Show/hideSee also

Copyright © 2010-2011 ARM. All rights reserved.ARM DUI 0498D