Debugging with a target reset

Depending on the design of the reset circuitry, you might be able to carry out a target reset of the board. Two forms of reset are required on the board:

If your target implements a Reset button that drives nTRST in addition to nSRST, then the EmbeddedICE logic is reset along with the board, and the debugger might not be able to regain synchronization. This design is not recommended.

If a vector catch is set on the reset vector (or on the start address of the reset code) and the recommended reset circuit is used, when the target is reset, it halts on reset as required.

Show/hideSee also

Copyright © 2010-2011 ARM. All rights reserved.ARM DUI 0498D