SWD connections

The following figure shows a typical Serial Wire Debug (SWD) connection scheme:

Figure 10. Typical SWD connections

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Note

  • The SWDIO, SWCLK and SWO signals are typically pulled up on the target to keep them stable when the debug equipment is not connected.

  • All pull-up resistors must be in the range 1K-100KΩ.

  • The VTREF signal is typically connected directly to the VDD rail. If you use a series resistor to protect against short-circuits, it must have a value no greater than 100Ω.

  • To improve signal integrity, it is good practice to provide an impedance matching resistor on the SWDIO and SWO outputs of the processor. The value of these resistors, added to the impedance of the driver must be approximately equal to 50Ω.

Show/hideSee also

Copyright © 2010-2012, 2015 ARM. All rights reserved.ARM DUI 0499I
Non-ConfidentialID031715