3.10.5. ISB

Instruction Synchronization Barrier.

Syntax

ISB{cond}

where:

cond

Is an optional condition code, see Conditional execution.

Operation

ISB acts as an instruction synchronization barrier. It flushes the pipeline of the processor, so that all instructions following the ISB are fetched from cache or memory again, after the ISB instruction has been completed.

Condition flags

This instruction does not change the flags.

Examples

    ISB  ; Instruction Synchronisation Barrier 

Copyright © 2010 ARM. All rights reserved.ARM DUI 0552A
Non-ConfidentialID121610