| |||
| Home > The Cortex-M4 Instruction Set > Miscellaneous instructions > ISB | |||
Instruction Synchronization Barrier.
ISB acts as an instruction synchronization barrier.
It flushes the pipeline of the processor, so that all instructions
following the ISB are fetched from cache or memory
again, after the ISB instruction has been completed.