2.2.2. FPGA bus widths

Figure 2.3 shows the number of signals available to implement the FPGA buses.

Figure 2.3. Available FPGA bus widths

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Application note AN233, LogicTile Express 13MG example design for a CoreTile Express A9x4, implements the following buses:

Application note AN233 does not implement the following buses:


The FPGAs can be damaged if pins configured as outputs are connected together and output different logic levels to each other.

Copyright © 2010-2014 ARM. All rights reserved.ARM DUI 0556G