3.4.1. DCC_CFGx registers

The DCC_CFGx registers characteristics are:

Purpose

These registers write the USER configuration value. You can define up to 64 write registers. The register address must be in increments of 0x004 and the data must be 32 bits wide. The MCC reads the daughterboard configuration file during board configuration and writes the register values to the FPGA SCC registers. You must implement the appropriate decoder and logic in the FPGA for these to have any effect.

Usage constraints

There are no usage constraints.

Configurations

Available in all LogicTile Express 13MG configurations.

Attributes

Figure 3.1 shows the bit assignments.

Figure 3.1. DCC_CFGx Registers bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.2 shows the bit assignments.

Table 3.2. DCC_CFGx Registers bit assignments

BitsNameFunction
[31:0]DCC_CFGx[31:0]User registers configured during board initialization up from configuration file

Note

You can also update the DCC_CFGx registers during run-time through the motherboard SYS_CFG register interface, motherboard serial port command line interface, or SCC APB interface.

Copyright © 2010-2014 ARM. All rights reserved.ARM DUI 0556G
Non-ConfidentialID052914