3.4.6. DCC_ID Register

The DCC_ID Register characteristics are:


The Daughterboard Configuration Controller reads this register and uses it to determine information about the design in the FPGA that you can read through the motherboard SYS_CFG register interface.

Usage constraints

There are no usage constraints.


Available in all LogicTile Express 13MG configurations.


Figure 3.6 shows the bit assignments.

Figure 3.6. DCC_ID Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.7 shows the bit assignments.

Table 3.7. DCC_ID Register bit assignments

[31:24]ImplementerImplementer ID.
[23:20] VariantVariant number.
[19:16]ArchitectureArchitecture. 0x00 for Application Notes.
[15:4]ANApplication Note number.
[3:0]RevisionRevision number.

Copyright © 2010-2014 ARM. All rights reserved.ARM DUI 0556G