3.4. SCC register descriptions

The Daughterboard Configuration Controllers write to the SCC registers at power-up with the values that the configuration board file defines. The Daughterboard Configuration Controllers also read the LOCK and ID registers to determine whether the PLLs in the FPGAs are locked, and to determine which FPGA image has been loaded. During run-time, the Daughterboard Configuration Controllers poll the LED and Switch values to ensure that they match the SCC register values. The SCC registers are also available during run-time from the motherboard SYG_CFG register interface.

Copyright © 2010-2014 ARM. All rights reserved.ARM DUI 0556G
Non-ConfidentialID052914