2.7.3. P-JTAG

The P-JTAG connector supports P-JTAG, processor, debug. The use of the P-JTAG chain requires you to connect the P-JTAG signals to a module within FPGA 2 that has a TAP interface and to loop these signals back to form a JTAG chain. See P-JTAG connector. See also the v2f_760.ucf constraints file, available in application note AN233, LogicTile Express 13MG example design for a CoreTile Express A9x4, for FPGA mapping.

Copyright © 2010-2014 ARM. All rights reserved.ARM DUI 0556G
Non-ConfidentialID052914