2.4.2. Serial Configuration Controller (SCC)

The SCC serial interface operates at 0.5MHz. The serial interface is similar to a memory-mapped peripheral because it has an address and a data phase. Figure 2.10 and Figure 2.11 show the timing diagrams for write and read operations respectively. The SCC operates a 12-bit address and 32-bit data phase.

The nCFGRST output from the Daughterboard Configuration Controller loads the default configuration settings into the FPGA. CFGLOAD determines when WRITE DATA is completed, or when READ DATA is expected to be ready. The Daughterboard Configuration Controller provides CFGCLK to the FPGA. CFGWnR changes depending on the access type.

WRITE DATA is sent Most Significant Bit (MSB) first.

READ DATA is received Least Significant Bit (LSB) first.

The SCC also has an Advanced Peripheral Bus (APB) interface that you can use to access the internal registers.

Note

If the SCC serial interface is not implemented in the FPGA design, ARM recommends that you tie off the CFGDATAOUT and nRSTREQ signals.

You must tie the CFGDATAOUT signal from both FPGAs LOW. These are the NAND_D[5] pins on each FPGA.

You must tie the nRSTREQ signal from both FPGAs HIGH. These are the NAND_D[7] pins on each FPGA.

Figure 2.10 shows the timing diagram for the write operation.

Figure 2.10. Daughterboard Configuration Controller write to SCC

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Figure 2.11 shows the timing diagram for the read operation.

Figure 2.11. Daughterboard Configuration Controller read from SCC

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 2.3 shows the Daughterboard Configuration Controller AC timing requirements.

Table 2.3. Daughterboard Configuration Controller AC timing requirements for SCC interface

VariableTime
Daughterboard Configuration Controller output valid time, DCCTov1μs
Daughterboard Configuration Controller output hold time, DCCToh1μs
Daughterboard Configuration Controller input setup time, DCCTis1μs
Daughterboard Configuration Controller input hold time, DCCTih1μs

Copyright © 2010-2014 ARM. All rights reserved.ARM DUI 0556G
Non-ConfidentialID052914