2.1.1. Semihosting support

The simulator handles semihosting by intercepting SVC 0x123456 or 0xAB, depending on whether the processor is in ARM or Thumb state. All other SVCs are handled by causing the simulated core to jump to the SVC vector.

If the operating system does not use SVC 0x123456 or 0xAB for its own purposes, it is not necessary to disable semihosting support to boot an operating system.

To temporarily or permanently disable semihosting support for a current debug connection, see the documentation that accompanies your debugger.

Copyright © 2011 ARM. All rights reserved.ARM DUI 0575C