4.2.4. Core configuration parameters

This section describes the configuration parameters for the ARM Cortex-M3 and Cortex-M4 processor models.

Table 4.11. Configuration parameters

ParameterDescriptionTypeAllowed ValueDefault Value
semihosting-cmd_line[a]Command line available to semihosting SVC calls.stringno limit except memory[empty string]
semihosting-debugEnable debug output of semihosting SVC calls.booleantrue or falsefalse
semihosting-enable

Enable semihosting SVC traps.

Caution

Applications that do not use semihosting must set this parameter to false.

booleantrue or falsetrue
semihosting-Thumb_SVCThumb SVC number for semihosting.integer8 bit integer0xAB
semihosting-heap_baseVirtual address of heap base.integer0x00000000 - 0xFFFFFFFF0x0
semihosting-heap_limitVirtual address of top of heap.integer0x00000000 - 0xFFFFFFFF0x10700000
semihosting-stack_baseVirtual address of base of descending stack.integer0x00000000 - 0xFFFFFFFF0x10700000
semihosting-stack_limitVirtual address of stack limit.integer0x00000000 - 0xFFFFFFFF0x10800000
coretile.fnameFlash loader filename.string-[empty string]
coretile.flashloader.fnameWriteFilename to write to if flash image is modified.string-[empty string]
coretile.uart3.untimed_fifosIgnore the clock rate and transmit or receive serial data immediately.booleantrue or falsefalse
coretile.uart3.unbuffered_outputUnbuffered output.booleantrue or falsefalse

[a] The value of argv[0] points to the first command line argument, not to the name of an image.


Copyright © 2011 ARM. All rights reserved.ARM DUI 0575C
Non-ConfidentialID010512