Memory aliasing

The model implements address space aliasing of the DRAM. This means that the same physical memory locations are visible at different addresses. The lower 2GB of the DRAM is accessible at 0x00_80000000. The full 8GB of DRAM is accessible at 0x08_00000000 and again at 0x80_00000000.

Show/hideSee also

Copyright © 2011-2013 ARM. All rights reserved.ARM DUI 0575F
Non-ConfidentialID060613