| Copyright © 2011-2012 ARM. All rights reserved. | ARM DUI 0576B |
| Non-Confidential | ID042812 |
 PDF version | |
| Home > ACE and ACE-Lite Protocol Assertion Descriptions > AR channel |
| |||
| Home > ACE and ACE-Lite Protocol Assertion Descriptions > AR channel | |||
Table 4.2 shows the AR channel protocol rules.
Table 4.2. AR channel
| Assertion | Description | AMBA AXI and ACE Protocol Specification reference |
|---|---|---|
ACE_ERRM_ARDOMAIN_STABLE | ARDOMAIN remains stable when ARVALID is asserted and ARREADY is LOW | A3.2.1 |
ACE_ERRM_ARSNOOP_STABLE | ARSNOOP remains stable when ARVALID is asserted and ARREADY is LOW | A3.2.1 |
ACE_ERRM_ARBAR_STABLE | ARBAR remains stable when ARVALID is asserted and ARREADY is LOW | A3.2.1 |
ACE_ERRM_ARDOMAIN_X | A value of X on ARDOMAIN is not permitted when ARVALID is HIGH | A3.2.2 |
ACE_ERRM_ARSNOOP_X | A value of X on ARSNOOP is not permitted when ARVALID is HIGH | A3.2.2 |
ACE_ERRM_ARBAR_X | A value of X on ARBAR is not permitted when ARVALID is HIGH | A3.2.2 |
ACE_ERRM_ARSNOOP | When ARVALID is HIGH, ARSNOOP must be one of the non-reserved values | Table C3-7 |
ACE_ERRM_ARCACHE_DEVICE | When ARVALID is
HIGH, if ARCACHE[1] is Low, non-modifiable, device, ARDOMAIN must be 2'b11,
system shareable | Table C3-3 |
ACE_ERRM_ARCACHE_SYSTEM | When ARVALID is
HIGH, if ARCACHE[3:2] is not 2'b00,
then ARDOMAIN must not be 2'b11,
system | Table C3-3 |
ACE_ERRM_AR_DOMAIN_1 | CleanInvalid, CleanShared,
and MakeInvalid transactions must not be system shareable | Table C3-10 |
ACE_ERRM_AR_DOMAIN_2 | ReadShared, ReadClean, ReadNotSharedDirty, ReadUnique, CleanUnique,
and MakeUnique transactions must be to the inner
or outer domain | Table C3-10 |
ACE_ERRM_AR_SHAREABLE_ALIGN_INCR | ReadShared, ReadClean, ReadNotSharedDirty, Readunique, CleanInvalid, CleanShared, CleanUnique, MakeUnique,
and MakeInvalid transactions of type INCR must
be aligned to the cache line size | Table C3-10 |
ACE_ERRM_AR_FULL_LINE | ReadShared, ReadClean, ReadNotSharedDirty, Readunique, CleanInvalid, CleanShared, CleanUnique, MakeUnique,
and MakeInvalid transactions are required to
be a full cache line size | Table C3-10 |
ACE_ERRM_AR_SHAREABLE_CTL |
ARSIZE == Data bus width ARBURST != FIXED ARBAR[0] == ARCACHE[1] = | Table C3-10 |
ACE_ERRM_AR_NORMAL_ID | A normal transaction that shares its ID with an outstanding barrier or DVM message must not be issued | C8.4.1, C12.3.5 |
ACE_ERRM_AR_SHAREABLE_LOCK | ReadNotSharedDirty, ReadOnce, Readunique, CleanInvalid, CleanShared, MakeUnique,
and MakeInvalid must have ARLOCK = 1'b0 | Table C3-10 |
| Copyright © 2011-2012 ARM. All rights reserved. | ARM DUI 0576B |
| Non-Confidential | ID042812 |
| PDF version | |
| Home > ACE and ACE-Lite Protocol Assertion Descriptions > AR channel |