VLDR pseudo-instruction

The VLDR pseudo-instruction loads a constant value into every element of a VFP single-precision or double-precision register.

Note

This section describes the VLDR pseudo-instruction only.

Show/hideSyntax

VLDR{cond}.datatype Dd,=constant
VLDR{cond}.datatype Sd,=constant

where:

datatype

must be one of F32 or F64.

cond

is an optional condition code.

Dd or Sd

is the extension register to be loaded.

constant

is an immediate value of the appropriate type for datatype.

Show/hideUsage

If an instruction (for example, VMOV) is available that can generate the constant directly into the register, the assembler uses it. Otherwise, it generates a doubleword literal pool entry containing the constant and loads the constant using a VLDR instruction.

Show/hideSee also

Copyright © 2011 ARM. All rights reserved.ARM DUI 0588A
Non-ConfidentialID061811