4.5.2. Cache Type Register

The CTR provides information about the cache architecture. See the register summary in Table 4.39 for its attributes. The bit assignments are:

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 4.41. CTR bit assignments


Register format:


Armv7 register format.

[28]-Reserved, RAZ.

Cache Writeback Granule:


8 word granularity for the Cortex-M7 processor.


Exclusives Reservation Granule:


The local monitor within the processor does not hold any physical address. It treats any STREX instruction access as matching the address of the previous LDREX instruction. This means that the implemented exclusive reservation granule is the entire memory address range.


Smallest cache line of all the data and unified caches under the core control:


8 words for the Cortex-M7 processor.

[15:14]-All bits RAO.
[13:4]-Reserved, RAZ.

Smallest cache line of all the instruction caches under the control of the processor:


8 words for the Cortex-M7 processor.

Copyright © 2015, 2018 Arm. All rights reserved.ARM DUI 0646C