2.2. Memory model

This section describes the processor memory map and the behavior of memory accesses. The processor has a fixed default memory map that provides up to 4GB of addressable memory. The memory map is:

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The processor reserves regions of the Private peripheral bus (PPB) address range for core peripheral registers, see About the Cortex-M7 peripherals.

Copyright © 2015, 2018 Arm. All rights reserved.ARM DUI 0646C