3.11.28. VSTM

Floating-point Store Multiple.

Syntax

VSTM{mode}{cond}{.size} Rn{!}, list

Where:

mode

Is the addressing mode:

IA

Increment after. The consecutive addresses start at the address specified in Rn. This is the default and can be omitted.

DB

Decrement before. The consecutive addresses end just before the address specified in Rn.

cond

Is an optional condition code. See Conditional execution.

size

Is an optional data size specifier. If present, it must be equal to the size in bits, 32 or 64, of the registers in list.

Rn

Is the base register. The SP can be used.

!

Is the function that causes the instruction to write a modified value back to Rn. Required if mode == DB.

list

Is a list of the extension registers to be stored, as a list of consecutively numbered doubleword or singleword registers, separated by commas and surrounded by brackets.

Operation

This instruction stores multiple extension registers to consecutive memory locations using a base address from an Arm core register.

Restrictions

The restrictions are:

  • list must contain at least one register. If it contains doubleword registers it must not contain more than 16 registers.

  • Use of the PC as Rn is deprecated.

Condition flags

These instructions do not change the flags.

Copyright © 2015, 2018 Arm. All rights reserved.ARM DUI 0646C
Non-ConfidentialID121118