3.11.17. VMOV two Arm Core registers to two single-precision registers

Transfers two consecutively numbered single-precision registers to and from two Arm core registers.

Syntax

VMOV{cond} Sm, Sm1, Rt, Rt2
VMOV{cond} Rt, Rt2, Sm, Sm1

Where:

cond

Is an optional condition code. See Conditional execution.

Sm

Is the first single-precision register.

Sm1

Is the second single-precision register. This is the next single-precision register after Sm.

Rt

Is the Arm core register that Sm is transferred to or from.

Rt2

Is the Arm core register that Sm1 is transferred to or from.

Operation

This instruction transfers:

  • The contents of two consecutively numbered single-precision registers to two Arm core registers.

  • The contents of two Arm core registers to a pair of single-precision registers.

Restrictions

The restrictions are:

  • The floating-point registers must be contiguous, one after the other.

  • The Arm core registers do not have to be contiguous.

  • Rt cannot be PC or SP.

Condition flags

These instructions do not change the flags.

Copyright © 2015, 2018 Arm. All rights reserved.ARM DUI 0646C
Non-ConfidentialID121118