4.6.1. MPU Type Register

The MPU_TYPE register indicates whether the optional MPU is present, and if so, how many regions it supports. If the MPU is not present the MPU_TYPE register is RAZ. See the register summary in Table 4.48 for its attributes. The bit assignments are:

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 4.49. TYPE bit assignments


Indicates the number of supported MPU instruction regions.

Always contains 0x00. The MPU memory map is unified and is described by the DREGION field.


Indicates the number of supported MPU data regions depending on your implementation:


8 MPU regions.


16 MPU regions.

[7:1]- Reserved.

Indicates support for unified or separate instruction and date memory maps:



Copyright © 2015, 2018 Arm. All rights reserved.ARM DUI 0646C