4.2.5. Interrupt Clear-pending Registers

The NVIC_ICPR0-NCVIC_ICPR7 registers remove the pending state from interrupts, and show which interrupts are pending. See the register summary in Table 4.2 for the register attributes.

The bit assignments are:

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 4.7. ICPR bit assignments

BitsNameFunction
[31:0]CLRPEND

Interrupt clear-pending bits.

Write:

0

No effect.

1

Removes pending state an interrupt.

Read:

0

Interrupt is not pending.

1

Interrupt is pending.


Note

Writing 1 to an ICPR bit does not affect the active state of the corresponding interrupt.

Copyright © 2015, 2018 Arm. All rights reserved.ARM DUI 0646C
Non-ConfidentialID121118