4.2.8. Software Trigger Interrupt Register

Write to the STIR to generate an interrupt from software. See the register summary in Table 4.2 for the STIR attributes.

When the USERSETMPEND bit in the SCR is set to 1, unprivileged software can access the STIR, see System Control Register .

Note

Only privileged software can enable unprivileged access to the STIR.

The bit assignments are:

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 4.10. STIR bit assignments

BitsFieldFunction
[31:9]-Reserved.
[8:0]INTIDInterrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3.

Copyright © 2015, 2018 Arm. All rights reserved.ARM DUI 0646C
Non-ConfidentialID121118