| |||
| Home > The Cortex-M0+ Processor > Memory model | |||
This section describes the processor memory map and the behavior of memory accesses. The processor has a default memory map that provides up to 4GB of addressable memory. The memory map is:
The processor reserves regions of the Private Peripheral Bus (PPB) address range for core peripheral registers, see About the Cortex-M0+ processor and core peripherals.