The following sections describe the ARM Cortex-M0+ core peripherals:
About the Cortex-M0+ peripherals
Nested Vectored Interrupt Controller
System Control Block
System timer, SysTick
Memory Protection Unit
Single-cycle I/O Port.