Cortex-M0+ Devices Generic User Guide
Home > Cortex-M0+ Peripherals > Memory Protection Unit > MPU Type Register

4.5.1. MPU Type Register

The MPU_TYPE register indicates whether the MPU is present, and if so, how many regions it supports. See the register summary in Table 4.25 for its attributes. The bit assignments are:

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 4.26. MPU_TYPE register bit assignments

BitsNameFunction
[31:24]-Reserved.
[23:16]IREGION

Indicates the number of supported MPU instruction regions.

Always contains 0x00. The MPU memory map is unified and is described by the DREGION field.

[15:8]DREGION

Indicates the number of supported MPU data regions:

0x08 = Eight MPU regions.

[7:1]- Reserved.
[0]SEPARATE

Indicates support for unified or separate instruction and date memory maps:

0 = unified.


Copyright © 2012 ARM. All rights reserved.ARM DUI 0662A
Non-ConfidentialID041812
PDF file icon  PDF version
Home > Cortex-M0+ Peripherals > Memory Protection Unit > MPU Type Register