Cortex-M0+ Devices Generic User Guide
Home > Cortex-M0+ Peripherals > Nested Vectored Interrupt Controller > Interrupt Set-Enable Register

4.2.1. Interrupt Set-Enable Register

The NVIC_ISER enables interrupts, and shows which interrupts are enabled. See the register summary in Table 4.2 for the register attributes.

The bit assignments are:

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 4.3. NVIC_ISER bit assignments

BitsNameFunction
[31:0]SETENA

Interrupt set-enable bits.

Write:

0 = no effect

1 = enable interrupt.

Read:

0 = interrupt disabled

1 = interrupt enabled.


If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.

Copyright © 2012 ARM. All rights reserved.ARM DUI 0662A
Non-ConfidentialID041812
PDF file icon  PDF version
Home > Cortex-M0+ Peripherals > Nested Vectored Interrupt Controller > Interrupt Set-Enable Register