18.52 LDUR (SIMD and FP)

Load SIMD and FP Register (unscaled offset).

Syntax

LDUR <Bt>, [Xn|SP{, #simm}] ; 8-bit FP/SIMD registers

LDUR Ht, [Xn|SP{, #simm}] ; 16-bit FP/SIMD registers

LDUR St, [Xn|SP{, #simm}] ; 32-bit FP/SIMD registers

LDUR Dt, [Xn|SP{, #simm}] ; 64-bit FP/SIMD registers

LDUR Qt, [Xn|SP{, #simm}] ; 128-bit FP/SIMD registers

Where:

<Bt>
Is the 8-bit name of the SIMD and FP register to be transferred.
Ht
Is the 16-bit name of the SIMD and FP register to be transferred.
St
Is the 32-bit name of the SIMD and FP register to be transferred.
Dt
Is the 64-bit name of the SIMD and FP register to be transferred.
Qt
Is the 128-bit name of the SIMD and FP register to be transferred.
Xn|SP
Is the 64-bit name of the general-purpose base register or stack pointer.
simm
Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0.

Usage

Load SIMD and FP Register (unscaled offset). This instruction loads a SIMD and FP register from memory. The address that is used for the load is calculated from a base register value and an optional immediate offset.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Non-ConfidentialPDF file icon PDF versionDUI0801J
Copyright © 2014–2017, 2019 Arm Limited or its affiliates. All rights reserved.