20.254 UQSHL (vector, immediate)

Unsigned saturating Shift Left (immediate).


UQSHL Vd.T, Vn.T, #shift


Is the name of the SIMD and FP destination register.
Is an arrangement specifier, and can be one of the values shown in Usage.
Is the name of the SIMD and FP source register.
Is the left shift amount, in the range 0 to the element width in bits minus 1, and can be one of the values shown in Usage.


Unsigned saturating Shift Left (immediate). This instruction takes each vector element in the source SIMD and FP register, shifts it by an immediate value, places the results in a vector, and writes the vector to the destination SIMD and FP register. The results are truncated. For rounded results, see 20.252 UQRSHL (vector).

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit FPSR.QC is set.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

The following table shows the valid specifier combinations:

Table 20-107 UQSHL (Vector) specifier combinations

T shift
8B 0 to 7
16B 0 to 7
4H 0 to 15
8H 0 to 15
2S 0 to 31
4S 0 to 31
2D 0 to 63
Non-ConfidentialPDF file icon PDF versionDUI0801J
Copyright © 2014–2017, 2019 Arm Limited or its affiliates. All rights reserved.