17.134 SWPA, SWPAL, SWP, SWPL, SWPAL, SWP, SWPL

Swap word or doubleword in memory.

Syntax

SWPA Ws, Wt, [Xn|SP] ; 32-bit, acquire general registers

SWPAL Ws, Wt, [Xn|SP] ; 32-bit, acquire and release general registers

SWP Ws, Wt, [Xn|SP] ; 32-bit, no memory ordering general registers

SWPL Ws, Wt, [Xn|SP] ; 32-bit, release general registers

SWPA Xs, Xt, [Xn|SP] ; 64-bit, acquire general registers

SWPAL Xs, Xt, [Xn|SP] ; 64-bit, acquire and release general registers

SWP Xs, Xt, [Xn|SP] ; 64-bit, no memory ordering general registers

SWPL Xs, Xt, [Xn|SP] ; 64-bit, release general registers

Where:

Ws
Is the 32-bit name of the general-purpose register to be stored.
Wt
Is the 32-bit name of the general-purpose register to be loaded.
Xn|SP
Is the 64-bit name of the general-purpose base register or stack pointer.
Xs
Is the 64-bit name of the general-purpose register to be stored.
Xt
Is the 64-bit name of the general-purpose register to be loaded.

Architectures supported

Supported in the Arm®v8.1 architecture and later.

Usage

Swap word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from a memory location, and stores the value held in a register back to the same memory location. The value initially loaded from memory is returned in the destination register.

  • If the destination register is not one of WZR or XZR, SWPA and SWPAL load from memory with acquire semantics.
  • SWPL and SWPAL store to memory with release semantics.
  • SWP has no memory ordering requirements.

For more information about memory ordering semantics see Load-Acquire, Store-Release in the Arm® Architecture Reference Manual Arm®v8, for Arm®v8‑A architecture profile.

For information about memory accesses see Load/Store addressing modes in the Arm® Architecture Reference Manual Arm®v8, for Arm®v8‑A architecture profile.

Non-ConfidentialPDF file icon PDF versionDUI0801J
Copyright © 2014–2017, 2019 Arm Limited or its affiliates. All rights reserved.