20.199 SRI (vector)

Shift Right and Insert (immediate).


SRI Vd.T, Vn.T, #shift


Is the name of the SIMD and FP destination register.
Is an arrangement specifier, and can be one of the values shown in Usage.
Is the name of the SIMD and FP source register.
Is the right shift amount, in the range 1 to the element width in bits, and can be one of the values shown in Usage.


Shift Right and Insert (immediate). This instruction reads each vector element in the source SIMD and FP register, right shifts each vector element by an immediate value, and inserts the result into the corresponding vector element in the destination SIMD and FP register such that the new zero bits created by the shift are not inserted but retain their existing value. Bits shifted out of the right of each vector element of the source register are lost.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

The following table shows the valid specifier combinations:

Table 20-75 SRI (Vector) specifier combinations

T shift
8B 1 to 8
16B 1 to 8
4H 1 to 16
8H 1 to 16
2S 1 to 32
4S 1 to 32
2D 1 to 64
Non-ConfidentialPDF file icon PDF versionDUI0801J
Copyright © 2014–2017, 2019 Arm Limited or its affiliates. All rights reserved.