4.6 Predeclared extension register names in AArch64 state

You can write the names of Advanced SIMD and floating-point registers either in upper case or lower case.

The following table shows the predeclared extension register names in AArch64 state:

Table 4-2 Predeclared extension registers in AArch64 state

Register names

Meaning

V0-V31

Advanced SIMD 128-bit vector registers.

Q0-Q31

Advanced SIMD registers holding a 128-bit scalar.

D0-D31

Advanced SIMD registers holding a 64-bit scalar, floating-point double-precision registers.

S0-S31

Advanced SIMD registers holding a 32-bit scalar, floating-point single-precision registers.

H0-H31

Advanced SIMD registers holding a 16-bit scalar, floating-point half-precision registers.

B0-B31

Advanced SIMD registers holding an 8-bit scalar.

Non-ConfidentialPDF file icon PDF versionDUI0801J
Copyright © 2014–2017, 2019 Arm Limited or its affiliates. All rights reserved.