17.101 STNP

Store Pair of Registers, with non-temporal hint.

Syntax

STNP Wt1, Wt2, [Xn|SP{, #imm}] ; 32-bit, Signed offset

STNP Xt1, Xt2, [Xn|SP{, #imm}] ; 64-bit, Signed offset

Where:

Wt1
Is the 32-bit name of the first general-purpose register to be transferred.
Wt2
Is the 32-bit name of the second general-purpose register to be transferred.
imm

Depends on the instruction variant:

32-bit general registers
Is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0.
64-bit general registers
Is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0.
Xt1
Is the 64-bit name of the first general-purpose register to be transferred.
Xt2
Is the 64-bit name of the second general-purpose register to be transferred.
Xn|SP
Is the 64-bit name of the general-purpose base register or stack pointer.

Usage

Store Pair of Registers, with non-temporal hint, calculates an address from a base register value and an immediate offset, and stores two 32-bit words or two 64-bit doublewords to the calculated address, from two registers. For information about memory accesses, see Load/Store addressing modes in the Arm® Architecture Reference Manual Arm®v8, for Arm®v8‑A architecture profile. For information about Non-temporal pair instructions, see Load/Store Non-temporal pair in the Arm® Architecture Reference Manual Arm®v8, for Arm®v8‑A architecture profile.

Non-ConfidentialPDF file icon PDF versionDUI0801J
Copyright © 2014–2017, 2019 Arm Limited or its affiliates. All rights reserved.