| Non-Confidential |  PDF version | DUI0801J | ||
| ||||
| Home > Advanced SIMD Instructions (32-bit) > VZIP | ||||
| Non-Confidential | PDF version | DUI0801J | ||
| ||||
| Home > Advanced SIMD Instructions (32-bit) > VZIP | ||||
Vector Zip.
VZIP{condsizeQdQm
VZIP{condsizeDdDm
where:
condis an optional condition code.
sizemust be one of 8, 16,
or 32.
Qd, Qmspecifies the vectors, for a quadword operation.
Dd, Dmspecifies the vectors, for a doubleword operation.
The following are all the same instruction:
VZIP.32 .Dd, Dm
VUZP.32 . Dd, Dm
VTRN.32 .Dd, Dm
The instruction is disassembled as VTRN.32 .Dd, Dm
VZIP interleaves the elements of two vectors.
Table 14-29 Operation of doubleword VZIP.8
| Register state before operation | Register state after operation | |||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Dd | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | B3 | A3 | B2 | A2 | B1 | A1 | B0 | A0 |
| Dm | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | B7 | A7 | B6 | A6 | B5 | A5 | B4 | A4 |
Table 14-30 Operation of quadword VZIP.32
| Register state before operation | Register state after operation | |||||||
|---|---|---|---|---|---|---|---|---|
| Qd | A3 | A2 | A1 | A0 | B1 | A1 | B0 | A0 |
| Qm | B3 | B2 | B1 | B0 | B3 | A3 | B2 | A2 |
| Non-Confidential | PDF version | DUI0801J |
| Copyright © 2014–2017, 2019 Arm Limited or its affiliates. All rights reserved. |
| Home > Advanced SIMD Instructions (32-bit) > VZIP |