Non-Confidential | ![]() | DUI0801J | ||
| ||||
Home > A64 SIMD Scalar Instructions > FACGT (scalar) |
Floating-point Absolute Compare Greater than (vector).
FACGT
Hd
, Hn
, Hm
; Scalar half precision
FACGT
V
d
, V
n
, V
m
; Scalar single-precision and double-precision
Where:
Hd
Hn
Hm
V
S
or D
.
d
n
m
Supported in the Arm®v8.2 architecture and later.
Floating-point Absolute Compare Greater than (vector). This instruction compares the absolute value of each vector element in the first source SIMD and FP register with the absolute value of the corresponding vector element in the second source SIMD and FP register and if the first value is greater than the second value sets every bit of the corresponding vector element in the destination SIMD and FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD and FP register to zero.
This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR, or a synchronous exception being generated. For more information, see Floating-point exception traps in the Arm® Architecture Reference Manual Arm®v8, for Arm®v8‑A architecture profile.
Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.