20.132 PMULL, PMULL2 (vector)

Polynomial Multiply Long.


PMULL{2} Vd.Ta, Vn.Tb, Vm.Tb


Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements. See <Q> in the Usage table.
Is the name of the SIMD and FP destination register.
Is an arrangement specifier, 8H.
Is the name of the first SIMD and FP source register.
Is an arrangement specifier, and can be one of the values shown in Usage.
Is the name of the second SIMD and FP source register.


Polynomial Multiply Long. This instruction multiplies corresponding elements in the lower or upper half of the vectors of the two source SIMD and FP registers, places the results in a vector, and writes the vector to the destination SIMD and FP register. The destination vector elements are twice as long as the elements that are multiplied.

For information about multiplying polynomials see Polynomial arithmetic over {0, 1} in the Arm® Architecture Reference Manual Arm®v8, for Arm®v8‑A architecture profile.

The PMULL instruction extracts each source vector from the lower half of each source register, while the PMULL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

The following table shows the valid specifier combinations:

Table 20-31 PMULL, PMULL2 (Vector) specifier combinations

<Q> Ta Tb
- 8H 8B
2 8H 16B
Non-ConfidentialPDF file icon PDF versionDUI0801J
Copyright © 2014–2017, 2019 Arm Limited or its affiliates. All rights reserved.