20.80 FMUL (vector, by element)

Floating-point Multiply (by element).


FMUL Vd.T, Vn.T, Vm.Ts[index]


Is the name of the SIMD and FP destination register.

Is an arrangement specifier:

Vector, half-precision
Can be one of 4H or 8H.
Vector, single-precision and double-precision
Can be one of 2S, 4S or 2D.
Is the name of the first SIMD and FP source register.

Is an element size specifier:

Vector, half-precision
Must be H.
Vector, single-precision and double-precision
Can be one of S or D.

Is the element index:

Vector, half-precision
Must be H:L:M.
Vector, single-precision and double-precision
Can be one of H:L or H.
Is the name of the second SIMD and FP source register in the range 0 to 31.

Architectures supported (vector)

Supported in the Arm®v8.2 architecture and later.


Floating-point Multiply (by element). This instruction multiplies the vector elements in the first source SIMD and FP register by the specified value in the second source SIMD and FP register, places the results in a vector, and writes the vector to the destination SIMD and FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in FPCR, the exception results in either a flag being set in FPSR or a synchronous exception being generated. For more information, see Floating-point exception traps in the Arm® Architecture Reference Manual Arm®v8, for Arm®v8‑A architecture profile.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

The following table shows the valid specifier combinations:

Table 20-14 FMUL (Vector, single-precision and double-precision) specifier combinations

T Ts index
2S S 0 to 3
4S S 0 to 3
2D D 0 or 1
Non-ConfidentialPDF file icon PDF versionDUI0801J
Copyright © 2014–2017, 2019 Arm Limited or its affiliates. All rights reserved.