17.3 CASAB, CASALB, CASB, CASLB

Compare and Swap byte in memory.

Syntax

CASAB Ws, Wt, [Xn|SP{,#0}] ; Acquire general registers

CASALB Ws, Wt, [Xn|SP{,#0}] ; Acquire and release general registers

CASB Ws, Wt, [Xn|SP{,#0}] ; No memory ordering general registers

CASLB Ws, Wt, [Xn|SP{,#0}] ; Release general registers

Where:

Ws
Is the 32-bit name of the general-purpose register to be compared and loaded.
Wt
Is the 32-bit name of the general-purpose register to be conditionally stored.
Xn|SP
Is the 64-bit name of the general-purpose base register or stack pointer.

Architectures supported

Supported in the Arm®v8.1 architecture and later.

Usage

Compare and Swap byte in memory reads an 8-bit byte from memory, and compares it against the value held in a first register. If the comparison is equal, the value in a second register is written to memory. If the write is performed, the read and write occur atomically such that no other modification of the memory location can take place between the read and write.

  • CASAB and CASALB load from memory with acquire semantics.
  • CASLB and CASALB store to memory with release semantics.
  • CASB has no memory ordering requirements.

For more information about memory ordering semantics see Load-Acquire, Store-Release in the Arm® Architecture Reference Manual Arm®v8, for Arm®v8‑A architecture profile.

For information about memory accesses see Load/Store addressing modes in the Arm® Architecture Reference Manual Arm®v8, for Arm®v8‑A architecture profile.

The architecture permits that the data read clears any exclusive monitors associated with that location, even if the compare subsequently fails.

If the instruction generates a synchronous Data Abort, the register which is compared and loaded, that is Ws, is restored to the values held in the register before the instruction was executed.

Non-ConfidentialPDF file icon PDF versionDUI0801J
Copyright © 2014–2017, 2019 Arm Limited or its affiliates. All rights reserved.