20.113 MLA (vector, by element)

Multiply-Add to accumulator (vector, by element).


MLA Vd.T, Vn.T, Vm.Ts[index]


Is the name of the SIMD and FP destination register.
Is an arrangement specifier, and can be one of the values shown in Usage.
Is the name of the first SIMD and FP source register.

Is the name of the second SIMD and FP source register:

  • If Ts is H, then Vm must be in the range V0 to V15.
  • If Ts is S, then Vm must be in the range V0 to V31.
Is an element size specifier, and can be either H or S.
Is the element index, in the range shown in Usage.


Multiply-Add to accumulator (vector, by element). This instruction multiplies the vector elements in the first source SIMD and FP register by the specified value in the second source SIMD and FP register, and accumulates the results with the vector elements of the destination SIMD and FP register. All the values in this instruction are unsigned integer values.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

The following table shows the valid specifier combinations:

Table 20-26 MLA (Vector) specifier combinations

T Ts index
4H H 0 to 7
8H H 0 to 7
2S S 0 to 3
4S S 0 to 3
Non-ConfidentialPDF file icon PDF versionDUI0801J
Copyright © 2014–2017, 2019 Arm Limited or its affiliates. All rights reserved.