Fast Models User Guide

Version 10.1


Table of Contents

Preface
About this book
Using this book
Glossary
Typographic conventions
Feedback
Other information
1 Introduction to Fast Models
1.1 About Fast Models
1.2 Fast Models glossary
1.3 Fast Models design
1.3.1 Fast Models design flow
1.3.2 Project files
1.3.3 Repository files
1.3.4 File processing order
1.3.5 Hierarchical systems
2 Getting Started with Fast Models
2.1 Requirements, installation, and uninstallation
2.1.1 Requirements for Fast Models
2.1.2 Installing Fast Models
2.1.3 Uninstalling Fast Models
2.1.4 Setting up a network connection and configuring the networking environment for Linux
2.1.5 Setting up a network connection and configuring the networking environment for Microsoft Windows
2.1.6 Networking gateways
2.2 About Getting Started with Fast Models
2.3 System Canvas
2.3.1 Starting System Canvas
2.3.2 Setting up the Fast Model Portfolio
2.4 Creating a sample system
2.5 Add and configure components
2.5.1 Adding the ARM processor
2.5.2 Naming components
2.5.3 Resizing components
2.5.4 Hiding ports
2.5.5 Moving ports
2.5.6 Adding components
2.5.7 Using port arrays
2.6 Connecting components
2.7 Fast Models files
2.7.1 LISA source
2.7.2 System Canvas file
2.7.3 Fast Models project file
2.8 View project properties and settings
2.8.1 Viewing the project settings
2.8.2 Specifying the Project Active Configuration
2.8.3 Viewing the top component properties
2.9 Changing the address mapping
2.10 Building the system
2.11 Build an ISIM target
2.11.1 Building ISIM targets
2.11.2 Overloading the main function in the target
2.11.3 Command-line switches for the executable target
3 Debugging Fast Models
3.1 Debugging with Model Debugger
3.2 Debugging with other debuggers
3.2.1 Building a debuggable model
3.2.2 Debugging with GDB at the source level
3.2.3 GDB remote connection plug-in - limitations
3.2.4 Debugging with Microsoft Visual Studio at the source level
3.2.5 Attaching Microsoft Visual Studio to a simulator process
4 System Canvas Reference
4.1 Launching System Canvas
4.2 Overview of System Canvas
4.2.1 Application window
4.2.2 Menu bar
4.2.3 Toolbar
4.2.4 Workspace window
4.2.5 Component window
4.2.6 Output window
4.3 System Canvas dialogs
4.3.1 Add Existing Files and Add New File dialogs (Component window)
4.3.2 Add Files dialog (Project menu)
4.3.3 Add Connection dialog
4.3.4 Component Instance Properties dialog
4.3.5 Component Model Properties dialog for the system
4.3.6 Component Properties dialog for a library component
4.3.7 Connection Properties dialog
4.3.8 Edit Connection dialog
4.3.9 File/Path Properties dialog
4.3.10 Find and Replace dialogs
4.3.11 Label Properties dialog
4.3.12 New File dialog (File menu)
4.3.13 New project dialogs
4.3.14 Open File dialog
4.3.15 Port Properties dialog
4.3.16 Preferences dialog
4.3.17 Project Settings dialog
4.3.18 Protocol Properties dialog
4.3.19 Run dialog
4.3.20 Self Port dialog
5 SystemC Export with Multiple Instantiation
5.1 About SystemC Export with Multiple Instantiation
5.2 Building a SystemC subsystem with System Canvas
5.2.1 Installing the TPIP package
5.2.2 License implications
5.2.3 Building the EVS
5.2.4 Header files and libraries for Linux export
5.2.5 Header files and libraries for Microsoft Windows export
5.3 Adding a SystemC subsystem to a SystemC system
5.4 SystemC Export generated ports
5.4.1 About SystemC Export generated ports
5.4.2 Protocol definition
5.4.3 TLM 1.0 protocol for an exported SystemC component
5.4.4 TLM 2.0 bus protocol for an exported SystemC component
5.4.5 Properties for TLM 1.0 based protocols
5.4.6 Properties for TLM 2.0 based protocols
5.5 Example systems
5.5.1 About example systems
5.5.2 Building the examples
5.5.3 Running the examples
5.5.4 Instantiating a big.LITTLE™ example
5.5.5 Instantiating a CustomScheduler example
5.5.6 Instantiating a Dhrystone example
5.5.7 Instantiating a DMA example
5.5.8 Instantiating a DMADhrystone example
5.5.9 Instantiating a DualDhrystone example
5.5.10 Instantiating a GlobalInterface example
5.5.11 Instantiating a LinuxBoot example
5.6 SystemC Export API
5.6.1 SystemC Export header file
5.6.2 scx::scx_initialize
5.6.3 scx::scx_load_application
5.6.4 scx::scx_load_application_all
5.6.5 scx::scx_load_data
5.6.6 scx::scx_load_data_all
5.6.7 scx::scx_set_parameter
5.6.8 scx::scx_get_parameter
5.6.9 scx::scx_get_parameter_list
5.6.10 scx::scx_parse_and_configure
5.6.11 scx::scx_start_cadi_server
5.6.12 scx::scx_enable_cadi_log
5.6.13 scx::scx_prefix_appli_output
5.6.14 scx::scx_print_port_number
5.6.15 scx::scx_print_statistics
5.6.16 scx::scx_load_trace_plugin
5.6.17 scx::scx_load_plugin
5.6.18 scx::scx_get_global_interface
5.6.19 scx::scx_evs_base
5.6.20 scx::load_application
5.6.21 scx::load_data
5.6.22 scx::set_parameter
5.6.23 scx::get_parameter
5.6.24 scx::get_parameter_list
5.6.25 scx::constructor
5.6.26 scx::destructor
5.6.27 scx::before_end_of_elaboration
5.6.28 scx::end_of_elaboration
5.6.29 scx::start_of_simulation
5.6.30 scx::end_of_simulation
5.6.31 scx::scx_simcallback_if
5.6.32 scx::notify_running
5.6.33 scx::notify_stopped
5.6.34 scx::notify_debuggable
5.6.35 scx::notify_idle
5.6.36 scx::simcallback_if destructor
5.6.37 scx::scx_simcontrol_if
5.6.38 scx::get_scheduler
5.6.39 scx::get_report_handler
5.6.40 scx::run
5.6.41 scx::stop
5.6.42 scx::is_running
5.6.43 scx::stop_acknowledge
5.6.44 scx::process_debuggable
5.6.45 scx::process_idle
5.6.46 scx::shutdown
5.6.47 scx::add_callback
5.6.48 scx::remove_callback
5.6.49 scx::destructor
5.6.50 scx::scx_get_default_simcontrol
5.6.51 scx::scx_report_handler_if
5.6.52 scx::scx_get_default_report_handler
5.6.53 scx::scx_get_curr_report_handler
5.6.54 scx::scx_sync
5.7 Scheduler API
5.7.1 Scheduler API - about
5.7.2 Scheduler API - use cases and implementation
5.7.3 sg::SchedulerInterfaceForComponents class
5.7.4 sg::SchedulerRunnable class
5.7.5 sg::SchedulerThread class
5.7.6 sg::ThreadSignal class
5.7.7 sg::Timer class
5.7.8 sg::TimerCallback class
5.7.9 sg::FrequencySource class
5.7.10 sg::FrequencyObserver class
5.7.11 sg::SchedulerObject class
5.7.12 sg::scx_create_default_scheduler_mapping
5.7.13 sg::scx_get_curr_scheduler_mapping
5.7.14 Scheduler API - changes
5.8 SystemC Export limitations
5.8.1 SystemC Export limitation on reentrancy
5.8.2 SystemC Export limitation on calling wait()
5.8.3 SystemC Export limitation on code translation support for external memory
5.8.4 SystemC Export limitation on Fast Models versions for MI platforms
6 Generic Graphics Accelerator
6.1 Introduction to the Generic Graphics Accelerator
6.1.1 Overview
6.1.2 Technical implementation
6.1.3 Prerequisites
6.1.4 Limitations
6.2 Customizing the target and host to support the Generic Graphics Accelerator
6.2.1 Building or downloading Android
6.2.2 Installing the ARM Mali OpenGL ES Emulator
6.2.3 Selecting the target model
6.2.4 Booting Android
6.2.5 Pushing the Shim libraries to the target
6.2.6 Modifying Android properties and rebooting Android
6.2.7 Installing and running an Android application
6.3 Parameters and configuration
6.3.1 Command-line examples for booting Android
6.3.2 Configuration
6.4 Debugging
6.4.1 Debugging workflow
6.4.2 API tracing debugging tool
6.4.3 Reporting bugs in the Generic Graphics Accelerator
A Linux Dependencies of Fast Models
A.1 Dependencies for Red Hat Enterprise Linux
A.1.1 About Red Hat Enterprise Linux dependencies
A.1.2 Dependencies for Red Hat Enterprise Linux 6
A.2 Dependencies for Ubuntu 12.04 LTS
B Building System Models in Batch Mode
B.1 About System Generator
B.2 SimGen command-line options
B.3 Decreasing compilation time with num-comps-file and num-build-cpus
B.4 Setting command-line options from System Canvas

Release Information

Document History
Issue Date Confidentiality Change
A 31 May 2014 Non-Confidential New document for Fast Models v9.0, from DUI0370R for v8.3.
B 30 November 2014 Non-Confidential Update for v9.1.
C 28 February 2015 Non-Confidential Update for v9.2.
D 31 May 2015 Non-Confidential Update for v9.3.
E 31 August 2015 Non-Confidential Update for v9.4.
F 30 November 2015 Non-Confidential Update for v9.5.
G 29 February 2016 Non-Confidential Update for v9.6.
H 31 May 2016 Non-Confidential Update for v10.0.
I 31 August 2016 Non-Confidential Update for v10.1.

Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of ARM. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, ARM makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to ARM’s customers is not intended to create or refer to any partnership relationship with any other company. ARM may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any signed written agreement covering this document with ARM, then the signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited or its affiliates in the EU and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow ARM’s trademark usage guidelines at http://www.arm.com/about/trademark-usage-guidelines.php

Copyright © 2014-2016, ARM Limited or its affiliates. All rights reserved.

ARM Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

LES-PRE-20349

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

Unrestricted Access is an ARM internal classification.

Product Status

The information in this document is Final, that is for a developed product.

Web Address

Non-ConfidentialPDF file icon PDF versionARM DUI0835I
Copyright © 2014-2016 ARM Limited or its affiliates. All rights reserved.